

Ultra-High Precision Disciplined Oscillator DT-6565 Series


Ultra-High Precision Disciplined Oscillator is a range of advanced clock modules which provide electrical timing functionality for telecommunication network systems to synchronize timing. These units primarily revolve around the 1PPS (pulse per second) timing synchronization signal and utilize the best performing oscillators with our proprietary algorithms to achieve the performance of atomic based oscillator.

Feature:

- **24 Hours Holdover < 1.5uS, +/-10°C temperature change**
- 1pps input and 1pps output for 1pps synchronization
- Discipline to 1ns RMS in phase and <10⁻¹² in frequency
- 1 Second continuous phase measurement and report system, resolution ≤ 1ns
- ToD(Time of Day)
- RS232 digital interface
- 5MHz, 10MHz, CMOS output
- -10°C ~ 70°C operating
- Proprietary adaptive algorithm

Applications:

- 5G Telecommunication, Base Station
- Smart Power Grid
- Test and measurement equipment



ELECTRICAL SPECIFICATIONS

1. RF OUTPUT

	Parameter	Min.	Typ.	Max.	Unit	Test Condition
1.1.	Frequency Output	10			MHz	5MHz is available. Consult factory for other frequency
1.2.	Output Waveform	3.3V CMOS				Consult factory for another waveform
1.3.	Load	10MΩ//10pF				
1.4.	Rise/Fall Time			10	nS	
1.5.	Output Level	2.7		0.4	V	
1.6.	Duty Cycle	40		60		

	Parameter	Min.	Typ.	Max.	Unit	Test Condition
1.7.	Stability over Temperature			+/-0.1	ppb	-10°C ~ 70°C
1.8.	Frequency Accuracy			+/-1	x10 ⁻¹²	24 hours average. Locked to 1pps.
1.9.	24Hours Holdover			1.5	uS	+/-10°C, after 7 days power on and 1 days discipline. Temperature variance below 1°C/Minute.
1.10.	Acceleration Sensitivity			+/-1	ppb/g	Worst direction, consult factory for better sensitivity.

2. 1pps Time Output

	Parameter	Min.	Typ.	Max.	Unit	Test Condition
2.1	1pps		1		Hz	
2.2	Output Amplitude		3.3V CMOS			
2.3	Pulse Width		20		us	
2.4	Rise/Fall Time			10	ns	
2.5	Load		10MΩ//10pF			

3. 1pps Time Input

	Parameter	Reference Std.	Test Condition
3.1.	1pps	1Hz	
3.2.	Timing Edge	Rising edge	
3.3.	Input Amplitude	3.3V CMOS	
3.4.	Input Impedance	10MΩ//10pF	

4. Phase Noise (@10MHz)

	Parameter	Min.	Typ.	Max.	Unit	Test Condition
4.1	1 Hz			-100	dBc/Hz	
4.2	10 Hz			-125	dBc/Hz	
4.3	100 Hz			-135	dBc/Hz	
4.4	1 KHz			-145	dBc/Hz	
4.5	10 KHz			-150	dBc/Hz	

5. Supply Voltage

	Parameter	Min.	Typ.	Max.	Unit	Test Condition
5.1	Supply Voltage	4.75	5.0	5.25	Vdc	
5.2	Steady Power			2.55	W	at 25°C ambient
5.3	Warm up Power			8.8	W	Factory configurable
5.4	Warm up Time			5	Min.	To +/-5ppb. Factory configurable for fast warm up


6. Digital Communication

	Parameter	Reference Std.	Test Condition
6.1.	Protocol	RS232	
6.2.	Logic Level	3.3V CMOS	
6.3.	Baud rate	57600 bps	

7. Environmental

	Parameter	Reference Std.	Test Condition
7.1.	Mechanical Shock	>30G, 11ms Half Sine	MIL-STD-202
7.2.	Vibration	5G up to 2KHz	MIL-STD-202

OUTLINE DRAWING



Pin	Function	Electrical Characteristic	Note
1	Do not use		No internal connection
2	RF output	2.5 V<Logic H<Vcc 0 V<Logic L<0.3 V	
3	1 PPS output	2.5 V<Logic H<Vcc 0 V<Logic L<0.3 V	
4	GND	Ground	
5	lock	1PPS Lock Indicator	1 = Lock 0 = not locked
6	RS232, Receive	2.5 V<Logic H<Vcc 0 V<Logic L<0.3 V	A transceiver such as MAX202 is required for level shift
7	RS232, Transmit	2.5 V<Logic H<Vcc 0 V<Logic L<0.3 V	A transceiver such as MAX202 is required for level shift
8	Enable	Input, Indication of referenc 1pps status	1 = 1 pps good, enable discipline 0 = 1 pps no good, do not discipline
9	GND	Ground	
10	1 PPS input	2.5 V<Logic H<Vcc 0 V<Logic L<0.3 V	
11	GND	Ground	
12	+5V	Power input	Apply 5 V +/- 0.25 V
13	GND	Ground	
14	Do not use		No internal connection